Plasma Etching Processes for Interconnect Realization in VLSI (pdf)

$23.00

Author Nicolas Posseme
Edition 1
Edition Year 2015
Format PDF
ISBN 9781785480157
Language English
Number Of Pages 120
Publisher Elsevier

Description

This book focuses on back end of line (BEOL) for high performance device realization and presents an overview of all etch challenges for interconnect realization as well as the current etch solutions proposed in the semiconductor industry. The choice of copper/low-k interconnect architecture is one of the keys for integrated circuit performance, process manufacturability and scalability.,

Additional information

Author

Nicolas Posseme

Edition

1

Edition Year

2015

Format

PDF

ISBN

9781785480157

Language

English

Number Of Pages

120

Publisher

Elsevier

Reviews

There are no reviews yet.

Be the first to review “Plasma Etching Processes for Interconnect Realization in VLSI (pdf)”

Your email address will not be published. Required fields are marked *